





HTT035A01

产品名称 (Product name) : 单色 TFT 模组
 型号 (Model) : HTT035A01
 编号 (Part number) : 20141202
 日期 (Date) : 2014-12-24



深圳市鑫洪泰电子科技有限公司

Shenzhen Hot Display Technology Co.,Ltd

编制 Prepared by	审核 Checked by	核准 Approved by
		

编码: QR-R-011 A/0

序号:

Rev.	Descriptions	Date
01	Prelimiay Release	2014-12-24

Table of Content

1. Basic Specifications	-----	3
1.1 Display Specifications	-----	3
1.2 Mechanical Specifications	-----	3
2. Absolute Maximum Ratings	-----	3
3. Electrical Characteristics	-----	4
3.1 DC Characteristics	-----	4
3.2 LED Backlight Circuit	-----	5
3.3 AC Characteristics	-----	6
3.4 Reset Timing	-----	10
4. Structure Block	-----	11
4.1 Terminal Function	-----	12
4.2 Interface selection	-----	14
4.3 Voltage selection	-----	14
4.4 Interface specifications	-----	15
5. Display Data RAM	-----	16
6. Commands Descriptions	-----	18
7. Page Address Circuit and Column Address Circuit	-----	27
8. Command table	-----	29
9. Basic Operating Sequence	-----	34
10. Inspection Standards	-----	36
11. Handling Precautions	-----	37
11.1 Mounting method	-----	37
11.2 Cautions of LCD handling and cleaning	-----	37
11.3 Caution against static charge	-----	37
11.4 Packaging	-----	37
11.5 Caution for operation	-----	37
11.6 Storage	-----	37
11.7 Safety	-----	37
12. Packaging specifications	-----	38

1. Basic Specifications

1.1 Display Specifications

1>LCD Display Mode	Mono-TFT , Normal Black VA
2>Viewing Angle	Wide View
3>Driving Method	TFT Active Matrix
4>Interface	8080/6800/4L/3L Interface
5>Backlight:	8 Pcs White LED (Parallel)
6>Controller/Driver	TBD/ST7511

1.2 Mechanical Specifications

1>Outline Dimension	58.56(L)x79.94 (W)x1.6(H)mm(Detailed Information refer to LCM Drawing)
2>Active Area	53.28(L)x71.04(W)
3>Pixel Pitch	0.222(L)x0.222(W)

2. Absolute Maximum Ratings

Items	Symbol	Condition	Unit
I/O Power Supply Voltage	VDDI	-0.3 ~ 6.0	V
Analog Power Supply Voltage	VDDA	-0.3 ~ 6.5	V
Analog Power Supply Voltage	VDDP	-0.3 ~ 6.0	V
LCD Power Supply Voltage	AVDD, GVDD	7.0	V
	AVCL, GVCL, VCOM	-7.0	V
	VGH - VGL	25	V
MPU Interface Input Voltage	VIN	-0.3 ~ VDDI +0.3	V
Operating Temperature	TOP	-30~+85	° C
Storage Temperature	Tst	-40~+90	° C


3. Electrical Characteristics

3.1 DC Characteristics

Items	Symbol	Rating			Unit	Condition	Applicable pin
		MIN.	TYP.	MAX.			
Operating Voltage	VDDI	2.7	-	5.5	V	External Supply	VDDI
Operating Voltage	VDDA	2.7	-	5.5	V	External Supply	VDDA
Operating Voltage	VDDP	2.7	-	5.5	V	External Supply	VDDP
Operating Voltage	VCCO	-	1.8	-	V	Built-in Power Supply	VCCO
Operating Voltage	AVDDO	6.1	-	9	V	Built-in Power Supply	AVDDO
Operating Voltage	AVCLO	-9	-	-6.1	V	Built-in Power Supply	AVCLO
Operating Voltage	GVDD	3.1	-	6.2	V	Built-in Power Supply	GVDD
Operating Voltage	GVCL	-6.2	-	-3.1	V	Built-in Power Supply	GVCL
Operating Voltage	VGH	8.0	-	19.0	V	Built-in Power Supply	VGH
Operating Voltage	VGL	-15.0	-	-5.0	V	Built-in Power Supply	VGL
Operating Voltage	VCOM	-2.0	-	-0.425	V	Built-in Power Supply	VCOM
Input High -Level Voltage	VIH	0.8VDDI	-	VDDI	V		MPU Interface
Input High -Level Voltage	VIL	VSS	-	0.2VDDI	V		MPU Interface
Output High -Level Voltage	VOH	0.8VDDI	-	VDDI	V	VDDI=2.7V,IOL=1mA	D[7:0]
Output Low -Level Voltage	VOL	VSS	-	0.2VDDI	V	VDDI=2.7V,IOL=1mA	D[7:0]
Input Leakage Current	ILI	-1.0	-	1.0	μA	VIN=VDDI or DGND	MPU Interface


3.2 LED Backlight Circuit

Items	Symbol	MIN.	TYP.	MAX.	Unit	Condition
Average Brightness (without LCD)	IV	TBD	3000	-	cd/m ²	IF=15mA*8
Operating Temperature	Top	-30	-	80	°C	-
Storage Temperature	Tst	-40	-	80	°C	-
Solder Temp. For 3 Seconds	-	-	-	260	°C	-
Power consumption	White	-	60	-	mA	Ta=25°C BLV =6.1V



3.3 AC Characteristics

3.3.1 System Bus Timing for 8080 Series MPU




AGND=PGND=DGND=0V, VDDA=VDDP=VDDI=3.0~5.0V, Ta=25° C

Item	Signal	Symbol	Condition	Min	Max	Unit	
Address setup time	AO	tAW8		10	-	ns	
Address hold time		tAH8		0	-		
System cycle time	/WR	TCYC8		1100	-		
/WR L pulse width(WRITE)		TCCLW		500	-		
/WR H pulse width(WRITE)		TCCHW		500	-		
/RD L pulse width(READ)		/RD	TCCLR		950		-
/RD H pulse width(READ)			TCCHR		500		-
CSB setup time		CSB	TCSS8		100		-
CSB hold time	TCSH8			100	-		
WRITE Data setup time	D[7:0]	TDS8		200	-		
WRITE Data hold time		TDH8		50	-		
READ access time		TACC8	CL=100pF	-	950		
READ Output disable time		TOH8	CL=100pF	5	200		

Note:

- The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \leq (tCYC8 - tCCLW - tCCHW)$ for $(tr + tf) \leq (tCYC8 - tCCLR - tCCHR)$ are specified.
- All timing is specified using 20% and 80% of VDDI as the reference.
- tCCLW and tCCLR are specified as the overlap between CSB being "L" and /WR and /RD being at the "L" level. CSB and /WR (or /RD) cannot act at the same time and CSB should be 100ns wider than /WR (or /RD).

3.3.2 System Bus Timing for 6800 Series MPU




AGND=PGND=DGND=0V,VDDA=VDDP=VDDI=3.0~5.0V,Ta=25° C

Item	Signal	Symbol	Condition	Min	Max	Unit
Address setup time	AO	TAH6		10	-	ns
Address hold time		TAH6		0	-	
System cycle time	E	TCYC6		1100	-	
Enable L pulse width(WRITE)		TEWLW		500	-	
Enable H pulse width(WRITE)		TEHWH		500	-	
Enable L pulse width(READ)		TEWLR		500	-	
Enable H pulse width(READ)	TEHWR		500	-		
CSB setup time	CSB	TCSS6		100	-	
CSB hold time		TCSH6		130	-	
WRITE Data setup time	D[7:0]	TDS6		200	-	
WRITE Data hold time		TDH6		250	-	
Read data access time		TACC6	CL=100pF	-	950	
Read data Output disable time		TOH6	CL=100pF	5	200	

Note:

1. The input signal rise time and fall time (t_r, t_f) is specified at 15ns or less. When the system cycle time is extremely fast, $(t_r + t_f) \leq (t_{CYC6} - t_{CCLW} - t_{CCHW})$ for $(t_r + t_f) \leq (t_{CYC6} - t_{CCLR} - t_{CCHR})$ are specified.
2. All timing is specified using 20% and 80% of VDDI as the reference.
3. t_{CCLW} and t_{CCLR} are specified as the overlap between CSB being "L" and WR and RD being at the "L" level. CSB and WR (or RD) cannot act at the same time and CSB should be 100ns wider than WR (or RD).

3.3.3 System Bus Timing for 4-Line Series Interface




AGND=PGND=DGND=0V, VDDA=VDDP=VDDI=3.0~5.0V, Ta=25° C

Item	Signal	Symbol	Condition	Min	Max	Unit
Serial clock period	SCL	tSCYC		300	-	ns
SCL "H" pulse width		tSHW		150	-	
SCL "L" pulse width		tSLW		150	-	
Address setup time	AO	tSAS		150	-	
Address hold time		tSAH		150	-	
Data setup time	SDA	tSDS		120	-	
Data hold time		tSDH		120	-	
CSB -SCL time	CSB	tCSS		150	-	
CSB-SCL time		tCSH		150	-	
COB"H" Pulse width		tCSW		30	-	

Note:

1. The input signal rise and fall time (tr,tf) are specified at 15ns or less.
2. All timing is specified using 20% and 80% of VDDI as the standard.

3.3.4 System Bus Timing for 3-Line Series Interface




AGND=PGND=DGND=0V, VDDA=VDDP=VDDI=3.0~5.0V, Ta=25° C

Item	Signal	Symbol	Condition	Min	Max	Unit
Serial clock period	SCL	tSCYC		300	-	ns
SCL "H" pulse width		tSHW		150	-	
SCL "L" pulse width		tSLW		150	-	
Data setup time	SDA	tSDS		120	-	
Data hold time		tSDH		120	-	
CSB -SCL time	CSB	tCSS		150	-	
CSB-SCL time		tCSH		150	-	
COB "H" Pulse width		tCSW		30	-	

Note:

1. The input signal rise and fall time (t_r, t_f) are specified at 15ns or less.
2. All timing is specified using 20% and 80% of VDDI as the standard.


3.4 Rest Timing



Note:

1. For PROM related operation, it takes 50ms at least for PROM Registers to load PROM contents.
Do NOT use any PROM related command during this period
2. When the system issues a RSTB LOW pulse, the reset procedure of IC will start if the LOW pulse is longer than t_{RW} specified above. If the LOW pulse is less than t_{RW} specified above, the reset procedure of IC will not start.
If the LOW pulse is longer than t_{RJS} and less than t_{RW} , the reset procedure of IC is not guaranteed.

4. Structure Block



4.1 Terminal Function

Pin No.	Pin Name	Typ	Function			
1	VDDI	O	Power Supply (3.3V)			
2	GND	O	Ground			
3	PX2SET	I	Select pin of AVDD pump multiplier			
			PX2SET	AVDD pump multiplier	Description	
			H	X 2	VDDA=5.0V	
L	X 3	VDDA=3.3V				
4	IF0	I	IF1 selects the interface mode (Serial or Parallel), and IF0 selects the microprocessor type in parallel interface mode (8080-series or 6800-series).			
			IF1	IF0	Selected Interface	
5	IF1	I	L	L	8-bit 8080 parallel interface	
			L	H	8-bit 6800 parallel interface	
			H	L	3-line serial interface	
H	H	4-line serial interface				
6	VDDI		Power supply for IO system.			
7	GND		VEE			
8	RSTB	I	Reset input pin.Active when it is low.This pin is Effective when RSTEN pin is High. Initialization is executed when this pin is set to Low.SWRESET command must be required after initialization.			
9	CSB	I	Chip select input pin. Interface access is enabled when CSB is "H" in Parallel ,SPI interface. When CSB is non-active(CSB="H"),D[7:0] pins are high impedance.			
10	A0	I	Data /Command identification pin. A0= Hi: Display data or parameter A0=Low: Command When using 3-line serial interface: A0=Hi			
11	RWR	I	Read /Write execution control pin.When IF1 is 0			
			IF0	MPU Type	RWR	Description
			1	6800 series	R/W	Read/ Write control input pin. R/W="H": read. R/W="L": write.
0	8080 series	/WR	Write enable input pin. Signals on D[7:0] will be latched at the rising			

						Edge of/ WR signal.
			RWR is not used in serial interface and should fix to IF1 by VDDI.			
12	ERD	I	Read/ Write execution control pin.When IF1 is 0			
			IF0	MPU Type	RWR	Description
			1	6800 series	E	Read/Write control input pin. R/W="H": When E is "H",D[7:0] are in output mode. R/W="L":Signals on D[7:0] are latched at the falling edge of E signal.
0	8080 series	/RD	Read enable input pin. When/ RD is "L", D[7:0] are in Output mode			
			ERD is not used in serial interface and should fix to "R3=0Ω" by VDDI.			
13~20	D0~D7	I/O	When using 8-bit parallel interface:(6800 or 8080 mode)8-bit bi-directional data bus.Connect to the data bus of 8-bit microprocessor. When chip select pins are not active(CSB="H"),D[7:0] pins are high impedance. When using serial interface: 3-line or 4-line D7: Serial input clock(SCL). D0: Serial data (SDA). D[6:1]: fix to "H" by VDDI. When chip select pin (CSB) is not active,D[7:0] are high impedance			
21	VCCI	I	Digital reference power voltage input			
22	VDDI		Power supply for IO system.			
23	GND		VEE			
24	C11N	I/O	Flying Capacitor for generating AVDD Output Connecting pins on the positive side. If 1st booster is not used, please open them.			
25	C11P					
26	C12N					
28	C12P					
29	AVDDO	O	Power pin for analog circuits. Connect to a capacitor for stabilization			
30	AVDD	O	Power pin for analog circuits. Connect to a capacitor for stabilization			
31	GND	O	VEE			
32	C21N	I/O	Flying Capacitor for generating AVCL Output Connecting pins on the positive side. If 2nd booster is not used, please open them.			
33	C21P					
34	C22P					
35	C22P					
36	AVCLO	O	Power supply pin for generating GVCL. Connect to a capacitor for stabilization.			
37	AVCL	O	Power supply pin for generating GVCL. Connect to a capacitor for stabilization.			

38	GND		VEE
39	VGL	O	Power supply pin for gate driver . Connect to a capacitor for stabilization
40	C33N	I/O	Flying Capacitor for generating VGL Output Connecting pins on the negative side.
41	C33P		
42	C32N		
43	C32P		
44	C31N		
45	C31P		
46	VGH	O	Power supply pin for gate driver . Connect to a capacitor for stabilization.
47	C41N	I/O	Flying Capacitor for generating VGH Output
48	C41P		
49	VCOM	O	Power supply for the TFT-LCD common electrode.
50	GND	O	VEE

4.2 Interface selection

IF0	IF1	Selected Interface
L	L	8-bit 8080 parallel interface
H	L	8-bit 6800 parallel interface
L	H	3-line serial interface
H	H	4-line serial interface

4.3 Voltage selection

PX2SET	AVDD pump multiplier	Description
H	X2	VDDA=5.0V
L	X3	VDDA=3.3V

5. Display Data RAM (DDRAM)

5.1 4bpp DDRAM Map

Page address		0	1	2	...	237	238	239	normal	Column address
normal	invert	239	238	237	...	2	1	0	invert	
0	159	D[0:3]	D[0:3]	D[0:3]	...	D[0:3]	D[0:3]	D[0:3]	G0	
		D[4:7]	D[4:7]	D[4:7]	...	D[4:7]	D[4:7]	D[4:7]	G1	
1	158	D[0:3]	D[0:3]	D[0:3]	...	D[0:3]	D[0:3]	D[0:3]	G2	
		D[4:7]	D[4:7]	D[4:7]	...	D[4:7]	D[4:7]	D[4:7]	G3	
...	
158	1	D[0:3]	D[0:3]	D[0:3]	...	D[0:3]	D[0:3]	D[0:3]	G316	
		D[4:7]	D[4:7]	D[4:7]	...	D[4:7]	D[4:7]	D[4:7]	G317	
159	0	D[0:3]	D[0:3]	D[0:3]	...	D[0:3]	D[0:3]	D[0:3]	G318	
		D[4:7]	D[4:7]	D[4:7]	...	D[4:7]	D[4:7]	D[4:7]	G319	
Source		S0	S1	S2	...	S237	S238	S239	Gate	

Gate	4bpp mode (>160 lines)		4bpp mode (<=160 lines)		2bpp mode		1bpp mode	
	Page address	Frame address	Page address	Frame address	Page address	Frame address	Page address	Frame address
G0	0	0	0	0/1	0	0/1	0	0/1/2/3
G1			0					
G2	1		1					
G3			1					
G4	2		2		2		1	
G5			2					
G6	3		3		3		2	
G7			3					
G8	4		4		4		1	
G9			4					
G230	155	0	155	0/1	77	0/1	38	0/1/2/3
G231			155					
G232	156		156		78		39	
G233			156					
G234	157		157		79		39	
G235			157					
G236	158		158		79		39	
G237			158					
G238	159		159		79		39	
G239			159					

6. Commands Descriptions

6.1 Software Reset

AEH	Software Reset											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SWRESET	0	1	↑	1	0	1	0	1	1	1	0	AE
1st parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
Description	. This command make a reset as same ad hardware . . It is required Hardware reset at power-on reset . It is always required to input this command after hardware reset											

6.2 Power Control

61H	Power Control											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWRCTL	0	1	↑	0	1	1	0	0	0	0	0	61
1st parameter	1	1	↑	BST3SR	BST3SR	0	0	FOF40	FOF30	FOF20	FOF10	40
				1	0			N	N	N	N	
2nd parameter	1	1	↑	FOFNO	FOFNO	FOFNO	FOFNO	0	SAMPS	SAMPS	SAMPS	04
				3	2	1	0		et2	et1	et0	
3rd parameter	1	1	↑	0	0	1	0	0	0	1	0	02
4th parameter	1	1	↑	1	0	0	0	0	1	0	1	A5
Description	. Booster circuit control, source amp setting and booster clock frequency settings. . This command must be input before SLPOUT command. . BST3SR[1:0]: Step-up rate of the 3 rd booster setting 00,01:"-1" 10:"-2" 11:"-3" . BST4ON~BST1ON:4th~1st booster On/OFF setting 0:Booster off 1:Booster on . FOFNo[3:0]: Force off frame, set waiting time by number of frames from sleep out to display on. . SAMPSst[2:0]: Source amplifier setting											

6.3 Electronic Volumn Set 1

62H	Electronic Volumn Set 1											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
EVSwt1	0	1	↑	0	1	1	0	0	0	1	0	62
1st parameter	1	1	↑	0	VCOM6	VCOM5	VCOM4	VCOM3	VCOM2	VCOM1	VCOM0	0A
2nd parameter	1	1	↑	0	0	VGHRE G5	VGHRE G4	VGHRE G3	VGHRE G2	VGHRE G1	VGHRE G0	06
3rd parameter	1	1	↑	0	0	1	VGHRE G4	VGHRE G3	VGHRE G2	VGHRE G1	VGHRE G0	0F
4th parameter	1	1	↑	1	0	0	0	0	1	0	1	A5

Description	. Set each output voltages of built in voltage regulators																																																									
	. VGL and VGH are determined by VGHREG and VGLREG . (refer to 6.5)																																																									
	<table border="1"> <thead> <tr> <th>VCOM[6:0]</th> <th>VCOM(V)</th> </tr> </thead> <tbody> <tr><td>00h</td><td>-0.3000</td></tr> <tr><td>01h</td><td>-0.3125</td></tr> <tr><td>02h</td><td>-0.3250</td></tr> <tr><td>03h</td><td>-0.3375</td></tr> <tr><td>...</td><td>....</td></tr> <tr><td>3Dh</td><td>-1.6025</td></tr> <tr><td>3Eh</td><td>-1.0750</td></tr> <tr><td>3Fh</td><td>-1.0875</td></tr> <tr><td>....</td><td>...</td></tr> <tr><td>7Dh</td><td>-1.8625</td></tr> <tr><td>7Eh</td><td>-1.8750</td></tr> <tr><td>7Fh</td><td>-1.8875</td></tr> </tbody> </table>			VCOM[6:0]	VCOM(V)	00h	-0.3000	01h	-0.3125	02h	-0.3250	03h	-0.3375	3Dh	-1.6025	3Eh	-1.0750	3Fh	-1.0875	7Dh	-1.8625	7Eh	-1.8750	7Fh	-1.8875	<table border="1"> <thead> <tr> <th>VGHREG[5:0]</th> <th>VGHREG(V)</th> </tr> </thead> <tbody> <tr><td>00h</td><td>0</td></tr> <tr><td>01h</td><td>1.5</td></tr> <tr><td>02h</td><td>1.6</td></tr> <tr><td>03h</td><td>1.7</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>2Eh</td><td>6.0</td></tr> <tr><td>2Fh</td><td>6.1</td></tr> <tr><td>30h</td><td>6.2</td></tr> <tr><td>31h</td><td>6.2</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>3Eh</td><td>6.2</td></tr> <tr><td>3Fh</td><td>6.2</td></tr> </tbody> </table>			VGHREG[5:0]	VGHREG(V)	00h	0	01h	1.5	02h	1.6	03h	1.7	2Eh	6.0	2Fh	6.1	30h	6.2	31h	6.2	3Eh	6.2	3Fh	6.2
	VCOM[6:0]	VCOM(V)																																																								
	00h	-0.3000																																																								
	01h	-0.3125																																																								
	02h	-0.3250																																																								
	03h	-0.3375																																																								
																																																								
	3Dh	-1.6025																																																								
3Eh	-1.0750																																																									
3Fh	-1.0875																																																									
....	...																																																									
7Dh	-1.8625																																																									
7Eh	-1.8750																																																									
7Fh	-1.8875																																																									
VGHREG[5:0]	VGHREG(V)																																																									
00h	0																																																									
01h	1.5																																																									
02h	1.6																																																									
03h	1.7																																																									
...	...																																																									
2Eh	6.0																																																									
2Fh	6.1																																																									
30h	6.2																																																									
31h	6.2																																																									
...	...																																																									
3Eh	6.2																																																									
3Fh	6.2																																																									
<table border="1"> <thead> <tr> <th>VGHREG[4:0]</th> <th>VGHREG(V)</th> </tr> </thead> <tbody> <tr><td>00h</td><td>2.4</td></tr> <tr><td>01h</td><td>2.5</td></tr> <tr><td>02h</td><td>2.6</td></tr> <tr><td>03h</td><td>2.7</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>1Dh</td><td>5.3</td></tr> <tr><td>1Eh</td><td>5.4</td></tr> <tr><td>1Fh</td><td>5.5</td></tr> </tbody> </table>			VGHREG[4:0]	VGHREG(V)	00h	2.4	01h	2.5	02h	2.6	03h	2.7	1Dh	5.3	1Eh	5.4	1Fh	5.5																																						
VGHREG[4:0]	VGHREG(V)																																																									
00h	2.4																																																									
01h	2.5																																																									
02h	2.6																																																									
03h	2.7																																																									
...	...																																																									
1Dh	5.3																																																									
1Eh	5.4																																																									
1Fh	5.5																																																									

6.4 Display Set 2

33H	Display Set 2											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISAR	0	1	↑	0	0	1	1	0	0	1	1	33
1st parameter	1	1	↑	SOnT7	SOnT6	SOnT5	SOnT4	SOnT3	SOnT2	SOnT1	SOnT0	0A
2nd parameter	1	1	↑	SOffT7	SOffT6	SOffT5	SOffT4	SOffT3	SOffT2	SOffT1	SOffT0	28
3rd parameter	1	1	↑	GOnT7	GOnT6	GOnT5	GOnT4	GOnT3	GOnT2	GOnT1	GOnT0	0C
4th parameter	1	1	↑	GOffT7	GOffT6	GOffT5	GOffT4	GOffT3	GOffT2	GOffT1	GOffT0	26
Description	. Set source and gate ON/OFF timing . SOnT: Set source on timing by “number of clock from start-1” . SOffT: Set source off timing by “number of clock from start-1” . GOnT: Set source on timing by “number of clock from start-1” . GOffT: Set source off timing by “number of clock from start-1”											

6.5 Electronic Volumn Set 2

63H	Electronic Volumn Set 1																																																											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																
EVSET2	0	1	↑	0	1	1	0	0	0	1	0	63																																																
1st parameter	1	1	↑	0	0	0	GVDD4	GVDD3	GVDD2	GVDD1	GVDD0	0F																																																
2nd parameter	1	1	↑	0	0	0	GVCL4	GVCL3	GVCL2	GVCL1	GVCL0	0F																																																
3rd parameter	1	1	↑	1	0	1						A5																																																
4th parameter	1	1	↑	1	0	1	0	0	1	0	1	A5																																																
Description	. Set each output voltages of built in voltage regulators																																																											
	<table border="1"> <thead> <tr> <th>VCOM[6:0]</th> <th>VCOM(V)</th> </tr> </thead> <tbody> <tr><td>00h</td><td>-0.3000</td></tr> <tr><td>01h</td><td>-0.3125</td></tr> <tr><td>02h</td><td>-0.3250</td></tr> <tr><td>03h</td><td>-0.3375</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>3Dh</td><td>-1.6025</td></tr> <tr><td>3Eh</td><td>-1.0750</td></tr> <tr><td>3Fh</td><td>-1.0875</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>7Dh</td><td>-1.8625</td></tr> <tr><td>7Eh</td><td>-1.8750</td></tr> <tr><td>7Fh</td><td>-1.8875</td></tr> </tbody> </table>				VCOM[6:0]	VCOM(V)	00h	-0.3000	01h	-0.3125	02h	-0.3250	03h	-0.3375	3Dh	-1.6025	3Eh	-1.0750	3Fh	-1.0875	7Dh	-1.8625	7Eh	-1.8750	7Fh	-1.8875	<table border="1"> <thead> <tr> <th>VGHREG[5:0]</th> <th>VGHREG(V)</th> </tr> </thead> <tbody> <tr><td>00h</td><td>0</td></tr> <tr><td>01h</td><td>1.5</td></tr> <tr><td>02h</td><td>1.6</td></tr> <tr><td>03h</td><td>1.7</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>2Eh</td><td>6.0</td></tr> <tr><td>2Fh</td><td>6.1</td></tr> <tr><td>30h</td><td>6.2</td></tr> <tr><td>31h</td><td>6.2</td></tr> <tr><td>...</td><td>...</td></tr> <tr><td>3Eh</td><td>6.2</td></tr> <tr><td>3Fh</td><td>6.2</td></tr> </tbody> </table>				VGHREG[5:0]	VGHREG(V)	00h	0	01h	1.5	02h	1.6	03h	1.7	2Eh	6.0	2Fh	6.1	30h	6.2	31h	6.2	3Eh	6.2	3Fh	6.2
VCOM[6:0]	VCOM(V)																																																											
00h	-0.3000																																																											
01h	-0.3125																																																											
02h	-0.3250																																																											
03h	-0.3375																																																											
...	...																																																											
3Dh	-1.6025																																																											
3Eh	-1.0750																																																											
3Fh	-1.0875																																																											
...	...																																																											
7Dh	-1.8625																																																											
7Eh	-1.8750																																																											
7Fh	-1.8875																																																											
VGHREG[5:0]	VGHREG(V)																																																											
00h	0																																																											
01h	1.5																																																											
02h	1.6																																																											
03h	1.7																																																											
...	...																																																											
2Eh	6.0																																																											
2Fh	6.1																																																											
30h	6.2																																																											
31h	6.2																																																											
...	...																																																											
3Eh	6.2																																																											
3Fh	6.2																																																											

6.6 Memory Address Control

24H	Memory Address Control											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
MADCTL	0	1	↑	0	0	1	0	0	1	0	0	24
1st parameter	1	1	↑	0	0	0	0	0	MV	MY	MX	00
2nd parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
3rd parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
4th parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
Description	<ul style="list-style-type: none"> ▪ Set about display data TAM. ▪ To access display RAM, it is required 1ms or more wait after input this command. ▪ MV: Select address incremental direction.(refer to 6.) <ul style="list-style-type: none"> 0: Incremental column addr . 1:Incremental page addr. ▪ MY: Display data RAM page address (refer to 6.) <ul style="list-style-type: none"> 0: Normal 1: Reverse ▪ MX: Display data RAM column address (refer to 6.). <ul style="list-style-type: none"> 0: Normal 1: Reverse 											

6.7 BPP Select

22H	BPP Selection											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
BPPSEL	0	1	↑	0	0	1	0	0	0	1	0	22
1st parameter	1	1	↑	0	0	0	0	0	0	Bppsel1	Bppsel0	02
2nd parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
3rd parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
4th parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
Description	<ul style="list-style-type: none"> ▪ Set data format (bit per pixel) ▪ It is enabled next frame after receiving the command. ▪ It is possible to change 4bpp / 2bpp / 1bpp. ▪ It must be input during display off state, and display data must be written after changing ▪ BppSel[1:0] : Set data format (bit per pixel) <ul style="list-style-type: none"> 00: 1bpp (2 gray scale) 01: 2bpp (4 gray scale) 10: 4bpp (16 gray scale) 											

6.8 Gamma Set 4bpp Positive 1

91H	Gamma Set 4bpp Positive 1											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GAMSET4P1	0	1	↑	0	0	0	1	0	0	0	1	91
1st parameter	1	1	↑	0	0	G4BPV0 5	G4BPV0 4	G4BPV0 3	G4BPV0 2	G4BPV0 1	G4BPV0 0	00
2nd parameter	1	1	↑	0	0	G4BPV1 5	G4BPV1 4	G4BPV1 3	G4BPV1 2	G4BPV1 1	G4BPV1 0	04
3rd parameter	1	1	↑	0	0	G4BPV2 5	G4BPV2 4	G4BPV2 3	G4BPV2 2	G4BPV2 1	G4BPV2 0	08
4th parameter	1	1	↑	0	0	G4BPV3 5	G4BPV3 4	G4BPV3 3	G4BPV3 2	G4BPV3 1	G4BPV3 0	0C
Description	<ul style="list-style-type: none"> Set LCD gamma voltage setting of positive polarity in 4bpp mode. This command must be input before SLPOUT. G4BPV0: V0 voltage setting (positive polarity) G4BPV1: V1 voltage setting (positive polarity) G4BPV2: V2 voltage setting (positive polarity) G4BPV3: V3 voltage setting (positive polarity) 											

6.9 Gamma Set 4bpp Positive 2

92H	Gamma Set 4bpp Positive 2											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GAMSET4P2	0	1	↑	1	0	0	1	0	0	1	0	92
1st parameter	1	1	↑	0	0	G4BPV4 5	G4BPV4 4	G4BPV4 3	G4BPV4 2	G4BPV4 1	G4BPV4 0	10
2nd parameter	1	1	↑	0	0	G4BPV5 5	G4BPV5 4	G4BPV5 3	G4BPV5 2	G4BPV5 1	G4BPV5 0	14
3rd parameter	1	1	↑	0	0	G4BPV6 5	G4BPV6 4	G4BPV6 3	G4BPV6 2	G4BPV6 1	G4BPV6 0	18
4th parameter	1	1	↑	0	0	G4BPV7 5	G4BPV7 4	G4BPV7 3	G4BPV7 2	G4BPV7 1	G4BPV7 0	1C
Description	<ul style="list-style-type: none"> Set LCD gamma voltage setting of positive polarity in 4bpp mode. This command must be input before SLPOUT. G4BPV4: V4 voltage setting (positive polarity) G4BPV5: V5 voltage setting (positive polarity) G4BPV6: V6 voltage setting (positive polarity) G4BPV7: V7 voltage setting (positive polarity) 											

6.10 Gamma Set 4bpp Positive 3

93H	Gamma Set 4bpp Positive 3											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GAMSET4P3	0	1	↑	1	0	0	1	0	0	1	1	93
1st parameter	1	1	↑	0	0	G4BPV8 5	G4BPV8 4	G4BPV8 3	G4BPV8 2	G4BPV8 1	G4BPV8 0	23
2nd parameter	1	1	↑	0	0	G4BPV9 5	G4BPV9 4	G4BPV9 3	G4BPV9 2	G4BPV9 1	G4BPV9 0	27
3rd parameter	1	1	↑	0	0	G4BPVA 5	G4BPVA 4	G4BPVA 3	G4BPVA 2	G4BPVA 1	G4BPVA 0	2B
4th parameter	1	1	↑	0	0	G4BPV B5	G4BPV B4	G4BPV B3	G4BPV B2	G4BPV B1	G4BPV B0	2F
Description	<ul style="list-style-type: none"> Set LCD gamma voltage setting of positive polarity in 4bpp mode. This command must be input before SLPOUT. G4BPV8: V8 voltage setting (positive polarity) G4BPV9: V9 voltage setting (positive polarity) G4BPV10: V10 voltage setting (positive polarity) G4BPV11: V11 voltage setting (positive polarity) 											

6.11 Gamma Set 4bpp Positive 4

94H	Gamma Set 4bpp Positive 4											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GAMSET4P4	0	1	↑	1	0	0	1	0	0	1	1	94
1st parameter	1	1	↑	0	0	G4BPV C5	G4BPV C4	G4BPV C3	G4BPV C2	G4BPV C1	G4BPV C0	33
2nd parameter	1	1	↑	0	0	G4BPV D5	G4BPV D4	G4BPV D3	G4BPV D2	G4BPV D1	G4BPV D0	37
3rd parameter	1	1	↑	0	0	G4BPV E5	G4BPV E4	G4BPV E3	G4BPV E2	G4BPV E1	G4BPV E0	3B
4th parameter	1	1	↑	0	0	G4BPVF 5	G4BPVF 4	G4BPVF 3	G4BPVF 2	G4BPVF 1	G4BPVF 0	3F
Description	<ul style="list-style-type: none"> Set LCD gamma voltage setting of positive polarity in 4bpp mode. This command must be input before SLPOUT. G4BPV12: V12 voltage setting (positive polarity) G4BPV13: V13 voltage setting (positive polarity) G4BPV14: V14 voltage setting (positive polarity) G4BPV15: V15 voltage setting (positive polarity) 											

6.12 Sleep Out

12H	Sleep Out											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPOUT	0	1	↑	0	0	0	1	0	0	1	0	12
1st parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
Description	<ul style="list-style-type: none"> This command make a reset as same as hardware reset. It is required hardware reset at power-on. It is always required to input this command after hardware reset. 											

Sleep In

13H	Sleep Out											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPIN	0	1	↑	0	0	0	1	0	0	1	1	13
1st parameter	1	1	↑	1	0	1	0	0	1	0	1	A5

6.13 Display On

15H	Display On											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISON	0	1	↑	0	0	0	1	0	1	0	1	15
1st parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
Description	<ul style="list-style-type: none"> Start to display. SLPOUT command must be input before this command. After SLPOUT command, DISON command is waited until “display possible state” and this command is executed after wait time set by PWRCTL command. 											

Display Off

15H	Display On											
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISOFF	0	1	↑	0	0	0	1	0	1	0	1	14
1st parameter	1	1	↑	1	0	1	0	0	1	0	1	A5

6.14 Page Address Set

25H		Page Address Set										
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PASET	0	1	↑	0	0	1	0	0	1	0	1	25
1st parameter	1	1	↑	PSA7	PSA6	PSA5	PSA4	PSA3	PSA2	PSA1	PSA0	00
2nd parameter	1	1	↑	PEA7	PEA6	PEA5	PEA4	PEA3	PEA2	PEA1	PEA0	9F
3rd parameter	1	1	↑	0	0	0	0	0	0	FrmA1	FrmA0	00
4th parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
Description	<ul style="list-style-type: none"> Set page start address and page end address of display data RAM. PSA: Set page START address PEA: Set page END address FrmA: Set frame address Frame address range set by PASET command is depend on setting of BPPSEL command PSA < PEA 											

6.15 Column Address Set


26H		Column Address Set										
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
CASET	0	1	↑	0	0	1	0	0	1	1	0	26
1st parameter	1	1	↑	0	0	0	0	0	0	CSA9	CSA8	00
2nd parameter	1	1	↑	CSA7	CSA6	CSA5	CSA4	CSA3	CSA2	CSA1	CSA0	00
3rd parameter	1	1	↑	0	0	0	0	0	0			02
4th parameter	1	1	↑	CEA7	CEA6	CEA5	CEA4	CEA3	CEA2	CEA1	CEA0	7F
Description	<ul style="list-style-type: none"> Set column start address and column end address of display data RAM. CSA: Set column START address CEA: Set column END address CSA < CEA 											

6.16 Write RAM


2CH		Write RAM										
Ins/Pat	A1	ERD	RER	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRRAM	0	1	↑	0	0	1	0	0	1	0	0	2C
1st parameter	1	1	↑	1	0	1	0	0	1	0	1	A5
Write data	1	1	↑	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0	
Description	<ul style="list-style-type: none"> After this WRRAM command, data is input at display area which is set by CASET and PASET command. RAM address is incremented automatically by WR signal. Column address, page address and frame address are set to start addresses by WRRAM command input. 											

6.17 Addressing


4bpp mode	A1	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DDRAM write	0	0	0	1	0	1	1	0	0	2C
command	1	1	0	0	0	0	1	0	1	00
1 st write	1	Pix13	Pix12	Pix11	Pix10	Pix03	Pix02	Pix01	Pix00	xx
2 nd write	1	Pix33	Pix32	Pix31	Pix30	Pix23	Pix22	Pix21	Pix20	xx

















2bpp mode	A1	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DDRAM write	0	0	0	1	0	1	1	0	0	2C
command	1	1	0	0	0	0	1	0	1	00
1 st write	1	Pix31	Pix30	Pix21	Pix20	Pix11	Pix10	Pix01	Pix00	xx
2 nd write	1	Pix71	Pix70	Pix61	Pix60	Pix51	Pix50	Pix41	Pix40	xx



1bpp mode	A1	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DDRAM write	0	0	0	1	0	1	1	0	0	2C
command	1	1	0	0	0	0	1	0	1	00
1 st write	1	Pix7	Pix6	Pix5	Pix4	Pix3	Pix2	Pix1	Pix0	xx
2 nd write	1	PixF	PixE	PixD	PixC	PixB	PixA	Pix9	Pix8	xx



7. Page Address Circuit and Column Address Circuit

Display data direction	Memory access control			Image in the host	Image in the driver (DDRAM)
	MV	MX	MY		
Normal	0	0	0		
Y-Mirror	0	0	1		
X-Mirror	0	1	0		
X-Mirror Y-Mirror	0	1	1		
X-Y Exchange	1	0	0		
X-Y Exchange Y-Mirror	1	0	1		
X-Y Exchange X-Mirror	1	1	0		

X-Y Exchange	1	1	1		
X-Mirror					
Y-Mirror					

深圳鑫洪泰电子

8. Command Table

Instruction	Add. (hex)	A0	ERD	RWR	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	Function	
NOP	00	0	1	↑	0	0	0	0	0	0	0	0		Non-Operation	
		1	1	↑	1	0	1	0	0	1	0	1			
SLPOUT	12	0	1	↑	0	0	0	1	0	0	1	0		Sleep Out	
		1	1	↑	1	0	1	0	0	1	0	1			
SLPIN	13	0	1	↑	0	0	0	1	0	0	1	1		Sleep In	
		1	1	↑	1	0	1	0	0	1	0	1			
DISOFF	14	0	1	↑	0	0	0	1	0	1	0	0		Display Off	
		1	1	↑	1	0	1	0	0	1	0	1			
DISON	15	0	1	↑	0	0	0	1	0	1	0	1		Display On	
		1	1	↑	1	0	1	0	0	1	0	1			
DINVOUT	1A	0	1	↑	0	0	0	1	1	0	1	0		Display Invert Out	
		1	1	↑	1	0	1	0	0	1	0	1			
DINVIN	1B	0	1	↑	0	0	0	1	1	0	1	1		Display Invert In	
		1	1	↑	1	0	1	0	0	1	0	1			
BLOUT	1C	0	1	↑	0	0	0	1	1	1	0	0		Blinking Out	
		1	1	↑	1	0	1	0	0	1	0	1			
BLIN	1D	0	1	↑	0	0	0	1	1	1	0	1		Blinking In	
		1	1	↑	1	0	1	0	0	1	0	1			
STFRAME	21	0	1	↑	0	0	1	0	0	0	0	1		Start Frame Address	
		1	1	↑	0	0	0	0	0	0	SFrmA1	SFrmA0	00		
		1	1	↑	1	0	1	0	0	1	0	1			
		1	1	↑	1	0	1	0	0	1	0	1			
BPPSEL	22	0	1	↑	0	0	1	0	0	0	1	0		BPP Select	
		1	1	↑	0	0	0	0	0	0	BppSel1	BppSel0	02		
		1	1	↑	1	0	1	0	0	1	0	1			
		1	1	↑	1	0	1	0	0	1	0	1			
MADCTL	24	0	1	↑	0	0	1	0	0	1	0	0		Memory Address Control	
		1	1	↑	0	0	0	0	0	0	MV	MY	MX		00
		1	1	↑	1	0	1	0	0	1	0	1			
		1	1	↑	1	0	1	0	0	1	0	1			
PASET	25	0	1	↑	0	0	1	0	0	1	0	1		Page Address Set	
		1	1	↑	PSA7	PSA6	PSA5	PSA4	PSA3	PSA2	PSA1	PSA0	00		
		1	1	↑	PEA7	PEA6	PEA5	PEA4	PEA3	PEA2	PEA1	PEA0	9F		
		1	1	↑	0	0	0	0	0	0	FrmA1	FrmA0	00		
CASET	26	0	1	↑	0	0	1	0	0	1	1	0		Column	

		1	1	↑	0	0	0	0	0	0	CSA9	CSA8	00	Address Set
		1	1	↑	CSA7	CSA6	CSA5	CSA4	CSA3	CSA2	CSA1	CSA0	00	
		1	1	↑	0	0	0	0	0	0	CEA9	CEA8	02	
		1	1	↑	CEA7	CEA6	CEA5	CEA4	CEA3	CEA2	CEA1	CEA0	7F	
BLKFIL	29	0	1	↑	0	0	1	0	1	0	0	1		Block Fill
		1	1	↑	0	0	0	0	BFData3	BFData2	BFData1	BFData0	00	
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
BLSET	2B	0	1	↑	0	0	1	0	1	0	1	1		Blinking Set
		1	1	↑	BlinkCyc7	BlinkCyc6	BlinkCyc5	BlinkCyc4	BlinkCyc3	BlinkCyc2	BlinkCyc1	BlinkCyc0	1D	
		1	1	↑	0	0	0	0	B1stF1	B1stF0	B2ndF1	B2ndF0	01	
		1	1	↑	1	0	1	0	0	1	0	1		
WRRAM	2C	0	1	↑	0	0	1	0	1	1	0	0		Write RAM
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0		
RDRAM	2D	0	1	↑	0	0	1	0	1	1	0	1		Read RAM
		1	1	↑	1	0	1	0	0	1	0	1		
		1	↑	1	X	X	X	X	X	X	X	X		
		1	↑	1	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0		
DISAR	31	0	1	↑	0	0	1	1	0	0	0	1		Display Area
		1	1	↑	0	0	0	0	0	0	0	DisLin8	01	
		1	1	↑	DisLin7	DisLin6	DisLin5	DisLin4	DisLin3	DisLin2	DisLin1	DisLin0	3F	
		1	1	↑	0	0	0	0	0	0	1	0	02	
		1	1	↑	0	1	1	1	1	1	1	1	7F	
DISSET1	32	0	1	↑	0	0	1	1	0	0	1	0		Display Set1
		1	1	↑	HClkNo7	HClkNo6	HClkNo5	HClkNo4	HClkNo3	HClkNo2	HClkNo1	HClkNo0	32	
		1	1	↑	BPNo7	BPNo6	BPNo5	BPNo4	BPNo3	BPNo2	BPNo1	BPNo0	02	
		1	1	↑	NorBlk	OSCO	0	0	FPNo11	FPNo10	FPNo9	FPNo8	00	
		1	1	↑	FPNo7	FPNo6	FPNo5	FPNo4	FPNo3	FPNo2	FPNo1	FPNo0	01	
DISSET2	33	0	1	↑	0	0	1	1	0	0	1	1		Display Set2
		1	1	↑	SOnT7	SOnT6	SOnT5	SOnT4	SOnT3	SOnT2	SOnT1	SOnT0	0A	
		1	1	↑	SOft7	SOft6	SOft5	SOft4	SOft3	SOft2	SOft1	SOft0	28	
		1	1	↑	GOnT7	GOnT6	GOnT5	GOnT4	GOnT3	GOnT2	GOnT1	GOnT0	0C	
		1	1	↑	GOft7	GOft6	GOft5	GOft4	GOft3	GOft2	GOft1	GOft0	26	
PTLSET1	34	0	1	↑	0	0	1	1	0	1	0	0		Partial Set 1
		1	1	↑	0	0	0	0	0	0	0	Part1SL8	00	
		1	1	↑	Part1SL7	Part1SL6	Part1SL5	Part1SL4	Part1SL3	Part1SL2	Part1SL1	Part1SL0	00	
		1	1	↑	0	0	0	0	0	0	0	Part1EL8	00	
		1	1	↑	Part1EL7	Part1EL6	Part1EL5	Part1EL4	Part1EL3	Part1EL2	Part1EL1	Part1EL0	00	
PTLSET2	35	0	1	↑	0	0	1	1	0	1	0	1		Partial Set 2
		1	1	↑	0	0	0	0	0	0	0	Part2SL8	00	
		1	1	↑	Part2SL7	Part2SL6	Part2SL5	Part2SL4	Part2SL3	Part2SL2	Part2SL1	Part2SL0	00	
		1	1	↑	0	0	0	0	0	0	0	Part2EL8	00	

PTLSET3	36	1	1	↑	Part2EL7	Part2EL6	Part2EL5	Part2EL4	Part2EL3	Part2EL2	Part2EL1	Part2EL0	00	Partial Set 3
		0	1	↑	0	0	1	1	0	1	1	0		
		1	1	↑	0	NDisRefR6	NDisRefR5	NDisRefR4	NDisRefR3	NDisRefR2	NDisRefR1	NDisRefR0	00	
		1	1	↑	0	0	0	0	0	RTBFreq2	RTBFreq1	RTBFreq0	00	
		1	1	↑	0	0	0	0	0	0	NDisDM1	NDisDM0	00	
VCM DAT	54	0	1	↑	0	1	0	1	0	1	0	0	00	VCOM Offset Data
		1	1	↑	0	0	0	0	VcomS3	VcomS2	VcomS1	VcomS0	00	
		1	1	↑	0	0	VcomD15	VcomD14	VcomD13	VcomD12	VcomD11	VcomD10	00	
		1	1	↑	0	0	VcomD25	VcomD24	VcomD23	VcomD22	VcomD21	VcomD20	00	
		1	1	↑	1	0	1	0	0	1	0	1		
UIDSET	55	0	1	↑	0	1	0	1	0	1	0	1		User ID
		1	1	↑	UID117	UID116	UID115	UID114	UID113	UID112	UID111	UID110	00	
		1	1	↑	UID127	UID126	UID125	UID124	UID123	UID122	UID121	UID120	00	
		1	1	↑	UID217	UID216	UID215	UID214	UID213	UID212	UID211	UID210	00	
		1	1	↑	UID227	UID226	UID225	UID224	UID223	UID222	UID221	UID220	00	
MTPMOD	5A	0	1	↑	0	1	0	1	1	0	1	0	00	Multi Time PROM Mode
		1	1	↑	MTPMOD7	MTPMOD6	MTPMOD5	MTPMOD4	MTPMOD3	MTPMOD2	MTPMOD1	MTPMOD0	00	
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
MTRPOP	5B	0	1	↑	0	1	0	1	1	0	1	1		Multi Time PROM Operation
		1	1	↑	0	0	0	0	0	MTP_Sel	0	Prog_Mod	00	
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
PWRCTL	61	0	1	↑	0	1	1	0	0	0	0	1		Power Control
		1	1	↑	BST3SR1	BST3SR0	0	0	BST4ON	BST3ON	BST2ON	BST1ON	40	
		1	1	↑	FOFNo3	FOFNo2	FOFNo1	FOFNo0	0	SAMPSet2	SAMPSet1	SAMPSet0	04	
		1	1	↑	0	0	0	0	0	0	1	0	02	
		1	1	↑	1	0	1	0	0	1	0	1		
EVSET1	62	0	1	↑	0	1	1	0	0	0	1	0		Electronic Volumn Set 1
		1	1	↑	0	VCOM6	VCOM5	VCOM4	VCOM3	VCOM2	VCOM1	VCOM0	0A	
		1	1	↑	0	0	VGHREG5	VGHREG4	VGHREG3	VGHREG2	VGHREG1	VGHREG0	06	
		1	1	↑	0	0	0	VGLREG4	VGLREG3	VGLREG2	VGLREG1	VGLREG0	0F	
		1	1	↑	1	0	1	0	0	1	0	1		
EVSET2	63	0	1	↑	0	1	1	0	0	0	1	1		Electronic Volumn Set 2
		1	1	↑	0	0	0	GVDD4	GVDD3	GVDD2	GVDD1	GVDD0	0F	
		1	1	↑	0	0	0	GVCL4	GVCL3	GVCL2	GVCL1	GVCL0	0F	
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
BCLKSET	64	0	1	↑	0	1	1	0	0	1	0	0		Booster Clock Setting
		1	1	↑	0	AVdClk2	AVdClk1	AVdClk0	0	AVdClk2	AVdClk2	AVdClk2	44	
		1	1	↑	0	VgIClk2	VgIClk1	VgIClk0	0	Vghclk2	Vghclk1	Vghclk0	44	
		1	1	↑	0	AVdClk_nd2	AVdClk_nd1	AVdClk_nd2	0	AVdClk_nd2	AVdClk_nd1	AVdClk_nd0	44	

		1	1	↑	0	VgIClk_nd2	VgIClk_nd1	VgIClk_nd0	0	VghdIk_nd2	VghdIk_nd1	VghClk_nd0	44	
GATESET	66	0	1	↑	0	1	1	0	0	1	1	0		Gate Set
		1	1	↑	VGPP	0	0	ScanDir	0	0	ScanMod1	ScanMod0	00	
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
		1	1	↑	1	0	1	0	0	1	0	1		
PWMCTRL	6C	0	1	↑	0	1	1	0	1	1	0	0		PWM Control
		1	1	↑	0	0	0	0	0	LOnTyp	0	LEDMD	00	
		1	1	↑	SLEDOn7	SLEDOn6	SLEDOn5	SLEDOn4	SLEDOn3	SLEDOn2	SLEDOn1	SLEDOn0		
		1	1	↑	ASLEDOn7	ASLEDOn6	ASLEDOn5	ASLEDOn4	ASLEDOn3	ASLEDOn2	ASLEDOn1	ASLEDOn0		
		1	1	↑	ASLEDO7	ASLEDO6	ASLEDO5	ASLEDO4	ASLEDO3	ASLEDO2	ASLEDO1	ASLEDO0		
RDSTAT	72	0	1	↑	0	1	1	1	0	0	1	0		Read Status
		1	1	↑	1	0	1	0	0	1	0	1		
		1	↑	1	R17	R16	R15	0	R13	R12	R11	R10		
		1	↑	1	0	R26	R25	R24	R23	R22	R21	R20		
		1	↑	1	R37	R36	R35	R34	R33	R32	R31	R30		
		1	↑	1	R47	R46	R45	R44	R43	R42	R41	R40		
		1	↑	1	0	0	0	0	0	R52	R51	R50		
RDREV	73	0	1	↑	0	1	1	1	0	0	1	1		Read Revision
		1	1	↑	1	0	1	0	0	1	0	1		
		1	↑	1	R17	R16	R15	R14	R13	R12	R11	R10		
RDUID	75	0	1	↑	0	1	1	1	0	1	0	1		Read User ID
		1	1	↑	1	0	1	0	0	1	0	1		
		1	↑	1	R17	R16	R15	R14	R13	R12	R11	R10		
		1	↑	1	R27	R26	R25	R24	R23	R22	R21	R20		
		1	↑	1	R37	R36	R35	R34	R33	R32	R31	R30		
		1	↑	1	R47	R46	R45	R44	R43	R42	R41	R40		
		1	↑	1	R57	R56	R55	R54	R53	R52	R51	R50		
		1	↑	1	R67	R66	R65	R64	R63	R62	R61	R60		
		1	↑	1	R77	R76	R75	R74	R73	R72	R71	R70		
		1	↑	1	R87	R86	R85	R84	R83	R82	R81	R80		
		1	↑	1	R97	R96	R95	R94	R93	R92	R91	R90		
		1	↑	1	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0		
		1	↑	1	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0		
1	↑	1	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0				
RDVCMDAT	79	0	1	↑	0	1	1	1	1	0	0	1		Read VCOM Data
		1	1	↑	1	0	1	0	0	1	0	1		
		1	↑	1	x	x	R15	R14	R13	R12	R11	R10		
		1	↑	1	x	x	R25	R24	R23	R22	R21	R20		
		1	↑	1	x	x	R35	R34	R33	R32	R31	R30		
		1	↑	1	x	x	R45	R44	R43	R42	R41	R40		
		1	↑	1	x	x	R55	R54	R53	R52	R51	R50		
		1	↑	1	x	x	R65	R64	R63	R62	R61	R60		
		1	↑	1	x	x	R75	R74	R73	R72	R71	R70		

		1	↑	1	0	0	0	0	R83	R82	R81	R80		
GAMSET4 P1	91	0	1	↑	1	0	0	0	0	0	0	1		Gamma Set 4bpp Positive 1
		1	1	↑	0	0	G4BPV05	G4BPV04	G4BPV03	G4BPV02	G4BPV01	G4BPV00	00	
		1	1	↑	0	0	G4BPV15	G4BPV14	G4BPV13	G4BPV12	G4BPV11	G4BPV10	04	
		1	1	↑	0	0	G4BPV25	G4BPV24	G4BPV23	G4BPV22	G4BPV21	G4BPV20	08	
		1	1	↑	0	0	G4BPV35	G4BPV34	G4BPV33	G4BPV32	G4BPV31	G4BPV30	0C	
GAMSET4 P2	92	0	1	↑	1	0	0	1	0	0	1	0		Gamma Set 4bpp Positive 2
		1	1	↑	0	0	G4BPV45	G4BPV44	G4BPV43	G4BPV42	G4BPV41	G4BPV40	10	
		1	1	↑	0	0	G4BPV55	G4BPV54	G4BPV53	G4BPV52	G4BPV51	G4BPV50	14	
		1	1	↑	0	0	G4BPV65	G4BPV64	G4BPV63	G4BPV62	G4BPV61	G4BPV60	18	
		1	1	↑	0	0	G4BPV75	G4BPV74	G4BPV73	G4BPV72	G4BPV71	G4BPV70	1C	
GAMSET4 P3	93	0	1	↑	1	0	0	1	0	0	1	1		Gamma Set 4bpp Positive 3
		1	1	↑	0	0	G4BPV85	G4BPV84	G4BPV83	G4BPV82	G4BPV81	G4BPV80	23	
		1	1	↑	0	0	G4BPV95	G4BPV94	G4BPV93	G4BPV92	G4BPV91	G4BPV90	27	
		1	1	↑	0	0	G4BPVA5	G4BPVA4	G4BPVA3	G4BPVA2	G4BPVA1	G4BPVA0	2B	
		1	1	↑	0	0	G4BPVB5	G4BPVB4	G4BPVB3	G4BPVB2	G4BPVB1	G4BPVB0	2F	
GAMSET4 P4	94	0	1	↑	1	0	0	1	0	1	0	0		Gamma Set 4bpp Positive 4
		1	1	↑	0	0	G4BPVC5	G4BPVC4	G4BPVC3	G4BPVC2	G4BPVC1	G4BPVC0	33	
		1	1	↑	0	0	G4BPVD5	G4BPVD4	G4BPVD3	G4BPVD2	G4BPVD1	G4BPVD0	37	
		1	1	↑	0	0	G4BPVE5	G4BPVE4	G4BPVE3	G4BPVE2	G4BPVE1	G4BPVE0	3B	
		1	1	↑	0	0	G4BPVF5	G4BPVF4	G4BPVF3	G4BPVF2	G4BPVF1	G4BPVF0	3F	
GAMSET2 P	95	0	1	↑	1	0	0	1	0	1	0	1		Gamma Set 2bpp Positive
		1	1	↑	0	0	G2BPV05	G2BPV04	G2BPV03	G2BPV02	G2BPV01	G2BPV00	00	
		1	1	↑	0	0	G2BPV15	G2BPV14	G2BPV13	G2BPV12	G2BPV11	G2BPV10	15	
		1	1	↑	0	0	G2BPV25	G2BPV24	G2BPV23	G2BPV22	G2BPV21	G2BPV20	2A	
		1	1	↑	0	0	G2BPV35	G2BPV34	G2BPV33	G2BPV32	G2BPV31	G2BPV30	3F	
GAMSET1	96	0	1	↑	1	0	0	1	0	1	1	0		Gamma Set 1bpp
		1	1	↑	0	0	G1BPV05	G1BPV04	G1BPV03	G1BPV02	G1BPV01	G1BPV00	00	
		1	1	↑	0	0	G1BPV15	G1BPV14	G1BPV13	G1BPV12	G1BPV11	G1BPV10	3F	
		1	1	↑	0	0	G1BNV05	G1BNV04	G1BNV03	G1BNV02	G1BNV01	G1BNV00	00	
		1	1	↑	0	0	G1BNV15	G1BNV14	G1BNV13	G1BNV12	G1BNV11	G1BNV10	3F	
GAMSET4 N1	99	0	1	↑	1	0	0	1	1	0	0	1		Gamma Set 4bpp Negative 1
		1	1	↑	0	0	G4BNV05	G4BNV04	G4BNV03	G4BNV02	G4BNV01	G4BNV00	00	
		1	1	↑	0	0	G4BNV15	G4BNV14	G4BNV13	G4BNV12	G4BNV11	G4BNV10	04	
		1	1	↑	0	0	G4BNV25	G4BNV24	G4BNV23	G4BNV22	G4BNV21	G4BNV20	08	
		1	1	↑	0	0	G4BNV35	G4BNV34	G4BNV33	G4BNV32	G4BNV31	G4BNV30	0C	
GAMSET4 N2	9A	0	1	↑	1	0	0	1	1	0	1	0		Gamma Set 4bpp Negative 2
		1	1	↑	0	0	G4BNV45	G4BNV44	G4BNV43	G4BNV42	G4BNV41	G4BNV40	10	
		1	1	↑	0	0	G4BNV55	G4BNV54	G4BNV53	G4BNV52	G4BNV51	G4BNV50	14	
		1	1	↑	0	0	G4BNV65	G4BNV64	G4BNV63	G4BNV62	G4BNV61	G4BNV60	18	
		1	1	↑	0	0	G4BNV75	G4BNV74	G4BNV73	G4BNV72	G4BNV71	G4BNV70	1C	
GAMSET4 N3	9B	0	1	↑	1	0	0	1	1	0	1	1		Gamma Set 4bpp Negative 3
		1	1	↑	0	0	G4BNV85	G4BNV84	G4BNV83	G4BNV82	G4BNV81	G4BNV80	23	
		1	1	↑	0	0	G4BNV95	G4BNV94	G4BNV93	G4BNV92	G4BNV91	G4BNV90	27	
		1	1	↑	0	0	G4BNVA5	G4BNVA4	G4BNVA3	G4BNVA2	G4BNVA1	G4BNVA0	2B	

GAMSET4 N4	9C	1	1	↑	0	0	G4BNVB5	G4BNVB4	G4BNVB3	G4BNVB2	G4BNVB1	G4BNVB0	2F	Gamma Set 4bpp Negative 4
		0	1	↑	1	0	0	1	1	1	0	0		
		1	1	↑	0	0	G4BNVC5	G4BNVC4	G4BNVC3	G4BNVC2	G4BNVC1	G4BNVC0	33	
		1	1	↑	0	0	G4BNVD5	G4BNVD4	G4BNVD3	G4BNVD2	G4BNVD1	G4BNVD0	37	
		1	1	↑	0	0	G4BNVE5	G4BNVE4	G4BNVE3	G4BNVE2	G4BNVE1	G4BNVE0	3B	
		1	1	↑	0	0	G4BNVF5	G4BNVF4	G4BNVF3	G4BNVF2	G4BNVF1	G4BNVF0	3F	
GAMSET2 N	9D	0	1	↑	1	0	0	1	1	1	0	1		Gamma Set 2bpp Negative
		1	1	↑	0	0	G2BNV05	G2BNV04	G2BNV03	G2BNV02	G2BNV01	G2BNV00	00	
		1	1	↑	0	0	G2BNV15	G2BNV14	G2BNV13	G2BNV12	G2BNV11	G2BNV10	15	
		1	1	↑	0	0	G2BNV25	G2BNV24	G2BNV23	G2BNV22	G2BNV21	G2BNV20	2A	
		1	1	↑	0	0	G2BNV35	G2BNV34	G2BNV33	G2BNV32	G2BNV31	G2BNV30	3F	
RMWIN	A1	0	1	↑	1	0	1	0	0	0	0	1		Read Modify
		1	1	↑	1	0	1	0	0	1	0	1		Write In
MTPRDEN	A2	0	1	↑	1	0	1	0	0	0	1	0		MTP Read
		1	1	↑	1	0	1	0	0	1	0	1		Enable
MTPWREN	A3	0	1	↑	1	0	1	0	0	0	1	1		MTP Write
		1	1	↑	1	0	1	0	0	1	0	1		Enable
PTLOUT	A9	0	1	↑	1	0	1	0	1	0	0	1		Partial Out
		1	1	↑	1	0	1	0	0	1	0	1		
PTLIN	AA	0	1	↑	1	0	1	0	1	0	1	0		Partial In
		1	1	↑	1	0	1	0	0	1	0	1		
RMWOUT	AC	0	1	↑	1	0	1	0	1	1	0	0		Read Modify
		1	1	↑	1	0	1	0	0	1	0	1		Write Out
SWRESET	AE	0	1	↑	1	0	1	0	1	1	1	0		Software
		1	1	↑	1	0	1	0	0	1	0	1		Reset

9. Basic Operating Sequence

```

void Lcd_Init(void)
{
    RES=0;
    delay(10);
    RES=1;
    Comwrite(0xAE);
    Datawrite(0xA5);//software Reset
    delay(200);

    Comwrite(0x61);//POWER CONTROL 61PG
    Datawrite(0x8F);//
    Datawrite(0x04);
    Datawrite(0xA5);//

    Datawrite(0xA5);

    Comwrite(0x62);//-- VCOM/VGH/VGL default
    setting
    Datawrite(0x36);//
    Datawrite(0x0B);
    Datawrite(0x0B);//
    Datawrite(0xA5);

    Comwrite(0x33);// Source&Gate on/off fine
    tuning
    Datawrite(0x07);//
    Datawrite(0x2C);

```

```

Datawrite(0x09);//
Datawrite(0x2A);

Comwrite(0x63);// -- GVDD/GVCL
Datawrite(0x09);//
Datawrite(0x17);
Datawrite(0xA5);//
Datawrite(0xA5);

Comwrite(0x24); //MV MY MX
Datawrite(0x01);
Datawrite(0xa5);
Datawrite(0xa5);
Datawrite(0xa5);

/* Comwrite(0x22);//Gray Select (Mono Mode)
Datawrite(0x00);//
Datawrite(0xA5);
Datawrite(0xA5);//
Datawrite(0xA5); */

Comwrite(0x91);
Datawrite(0x00); //0
Datawrite(0x17); //1//13 19
Datawrite(0x1b); //2//15 1b
Datawrite(0x1d); //3//16 1c

Comwrite(0x92);
Datawrite(0x1f); //4//18 1e
Datawrite(0x21); //5//19 1f
Datawrite(0x23); //6//1B
Datawrite(0x25); //7//1C

Comwrite(0x93);
Datawrite(0x27); //8 //1E
Datawrite(0x29); //9 //20
Datawrite(0x2a); //10//23
Datawrite(0x2c); //11//25

Comwrite(0x94);

Datawrite(0x2e); //12//27
Datawrite(0x31); //13//2B
Datawrite(0x34); //14//34
Datawrite(0x3f); //15//3F

Comwrite(0x99);
Datawrite(0x00); //0
Datawrite(0x17); //1//13 19
Datawrite(0x1b); //2//15 1b
Datawrite(0x1d); //3//16 1c

Comwrite(0x9a);
Datawrite(0x1f); //4//18 1e
Datawrite(0x21); //5//19 1f
Datawrite(0x23); //6//1B
Datawrite(0x25); //7//1C

Comwrite(0x9b);
Datawrite(0x27); //8 //1E
Datawrite(0x29); //9 //20
Datawrite(0x2a); //10//23
Datawrite(0x2c); //11//25

Comwrite(0x9c);
Datawrite(0x2e); //12//27
Datawrite(0x31); //13//2B
Datawrite(0x34); //14//34
Datawrite(0x3f); //15//3F


Comwrite(0x12); //-- SLP out
Datawrite(0xa5);

Comwrite(0x15); //-- Display out
Datawrite(0xa5);

delay(10);
}

```

10. Inspection Standards

Item	Criterion for defects	Defect type
1) Display on inspection	(1) Non display (2) Vertical line is deficient (3) Horizontal line is deficient (4) Cross line is deficient	Major
2) Black / White spot	Size Φ (mm) Acceptable number $\Phi \leq 0.3$ Ignore (note) $0.3 < \Phi \leq 0.45$ 3 $0.45 < \Phi \leq 0.6$ 1 $0.6 < \Phi$ 0	Minor
3) Black / White line	Length (mm) Width (mm) Acceptable number $L \leq 10$ $W \leq 0.03$ Ignore $5.0 \leq L \leq 10$ $0.03 < W \leq 0.04$ 3 $5.0 \leq L \leq 10$ $0.04 < W \leq 0.05$ 2 $1.0 \leq L \leq 10$ $0.05 < W \leq 0.06$ 2 $1.0 \leq L \leq 10$ $0.06 < W \leq 0.08$ 1 $L \leq 10$ $0.08 < W$ follows 2) point defect Defects separate with each other at an interval of more than 20mm	Minor
4) Display pattern	 <p style="text-align: center;"> $\frac{A+B \leq 0.28}{2}$ $0 < C$ $\frac{D+E \leq 0.25}{2}$ $\frac{F+G \leq 0.25}{2}$ </p> Note: 1) Up to 3 damages acceptable 2) Not allowed if there are two or more pinholes every three-fourth inch.	Minor
5) Spot-like contrast irregularity	Size Φ (mm) Acceptable Number $\Phi \leq 0.7$ Ignore (note) $0.7 < \Phi \leq 1.0$ 3 $1.0 < \Phi \leq 1.5$ 1 $1.5 < \Phi$ 0 Note: 1) Conformed to limit samples. 2) Intervals of defects are more than 30mm.	Minor
6) Bubbles in polarizer	Size Φ (mm) Acceptable Number $\Phi \leq 0.4$ Ignore (note) $0.4 < \Phi \leq 0.65$ 2 $0.65 < \Phi \leq 1.2$ 1 $1.2 < \Phi$ 0	Minor
7) Scratches and dent on the polarizer	Scratches and dent on the polarizer shall be in the accordance with "2) Black/white spot", and "3) Black/White line".	Minor
8) Stains on the surface of LCD panel	Stains which cannot be removed even when wiped lightly with a soft cloth or similar cleaning.	Minor
9) Rainbow color	No rainbow color is allowed in the optimum contrast on state within the active area.	Minor
10) Viewing area encroachment	Polarizer edge or line is visible in the opening viewing area due to polarizer shortness or sealing line.	Minor
11) Bezel appearance	Rust and deep damages that are visible in the bezel are rejected.	Minor
12) Defect of land surface contact	Evident crevices that are visible are rejected.	Minor
13) Parts mounting	(1) Failure to mount parts (2) Parts not in the specifications are mounted (3) For example: Polarity is reversed, HSC or TCP falls off.	Minor
14) Part alignment	(1) LSI, IC lead width is more than 50% beyond pad outline. (2) More than 50% of LSI, IC leads is off the pad outline.	Minor
15) Conductive foreign matter (solder ball, solder hips)	(1) $0.45 < \Phi$, $N \geq 1$ (2) $0.3 < \Phi \leq 0.45$, $N \geq 1$, Φ : Average diameter of solder ball (unit: mm) (3) $0.5 < L$, $N \geq 1$, L : Average length of solder chip (unit: mm)	Minor
16) Bezel flaw	Bezel claw missing or not bent	Minor
17) Indication on name plate (sampling indication label)	(1) Failure to stamp or label error, or not legible.(all acceptable if legible) (2) The separation is more than 1/3 for indication discoloration, in which the characters can be checked.	Minor

11. Handling Precautions

11.1 Mounting method

A panel of LCD module made by our company consists of two thin glass plates with polarizers that easily get damaged. And since the module is so constructed as to be fixed by utilizing fitting holes in the printed circuit board (PCB), extreme care should be used when handling the LCD modules.

11.2 Cautions of LCD handling and cleaning

When cleaning the display surface, use soft cloth with solvent (recommended below) and wipe lightly.

- Isopropyl alcohol
- Ethyl alcohol
- Trichlorotrifluoroethane

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Ketene
- Aromatics

11.3 Caution against static charge

The LCD module uses C-MOS LSI drivers. So we recommend you:

Connect any unused input terminal to V_{dd} or V_{ss} . Do not input any signals before power is turned on, and ground your body, work/assembly areas, assembly equipment to protect against static electricity.

11.4 Packaging

- Module employs LCD elements, and must be treated as such. Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity.

11.5 Caution for operation

-It is an indispensable condition to drive LCD module within the limits of the specified voltage since the higher voltage over the limits may cause the shorter life of LCD module.

-An electrochemical reaction due to DC (direct current) causes LCD undesirable deterioration so that the uses of DC (direct current) drive should be avoided.

-Response time will be extremely delayed at lower temperature than the operating temperature range and on the other hand at higher temperature LCD module may show dark color in them. However those phenomena do not mean malfunction or out of order of LCD module, which will come back in the specified operating temperature.

11.6 Storage

In the case of storing for a long period of time, the following ways are recommended:

- Storage in polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with not desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light is. Keeping the storage temperature range.
- Storing with no touch on polarizer surface by any thing else.

11.7 Safety

-It is recommendable to crash damaged or unnecessary LCD into pieces and to wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.

-When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well at once with soap and water.

12. Packaging Specifications

		Packaging Specifications HTT035A01				Approved	Checked	Designed
12.1 Packaging Material								
No	Item	Dimensions (mm)	1PCS Weight (KG)	Quantity	Total Weight			
1	COG	58.56*79.94*4.1	0.050	200	10.0			
2	PE Bag	120*80	0.001	200	0.2			
3	Foam Rubber Cushion	310*170	0.0175	12	0.21			
4	Partition Al	310*170*100	0.30	6	1.8			
5	Product Box	330*180*120 (neutral packing)	0.45	6	2.7			
6	Carton	480*390*330 (neutral packing)	0.9	1	0.9			
7	Tape			AR				
8	Label Specifications			1				
9	Label Rohs			1				
10	Label ESD			1				

12.2. Total LCD Weight in carton: 15.8 KG±10%

12.3. Packaging Specifications and Quantity:

(1) Quantity Of Spacer: Al*4

(2) Total LCM quantity in carton: quantity per box 50* no of boxes 4 = 200

